Abstract-A discrete-time mixed-signal Gaussian frequency-shift keying demodulator designed for a low intermediate frequency Bluetooth receiver performs FSK demodulation. Employing passive sampling and time-domain differentiation techniques, the demodulator performs quadrature demodulation while tolerating up to 200-kHz frequency offset. A distributed array of interleaved sampling circuits and a low-voltage multiplier allow both low-voltage operation and low power dissipation. Fabricated in a CMOS 0.25-m technology, the demodulator only dissipates 6 mW from a 2-V power supply.
I. INTRODUCTION

F
REQUENCY modulation is widely used in low to mid data-rate wireless communication standard, such as Bluetooth, due to the relaxed design requirement of power amplifiers. Conventional frequency-shift keying (FSK) receivers use discriminators to demodulate the received signal at intermediate frequency (IF) . However, off-chip components are required, and hence, increasing the cost. In [1] , an analog quadricorrelator, using RC differentiators and multipliers, demodulates Gaussian FSK (GFSK) signal at a 2-MHz intermediate frequency. This approach can fully integrate the demodulator, but the resistors and capacitors in the differentiator require an additional calibration circuit to maintain analog demodulator performance under process, voltage and temperature variation. Reported in [2] , a similar technique was proposed but the demodulation is performed at dc.
The crystal oscillator frequency deviation between receiver and transmitter entails the difficulty to demodulate the signal. A peak-and-valley detector [1] is used to shift the decision level dynamically. Voltage differentiators [2] are added at the output of the demodulator to null out the dc components due to frequency offset. In low-voltage design, [1] , [2] can not tolerate the frequency offset due to the limited dynamic range. This paper proposed a mixed-signal approach to demodulate the signal without any calibration circuits. A coherent-like demodulation technique is also proposed to overcome the frequency offset problem and hence enhances bit-error rate (BER).
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C. technique. Section IV compares the proposed GFSK demodulator with other architectures and Section V illustrates the detail circuit designs and finally summarizes with simulation results.
II. DISCRETE-TIME GFSK DEMODULATOR Shown in Fig. 1(a) , a conventional FSK quadricorrelator employs a pair of differentiators to perform FSK demodulation. Equation (1) shows the discrete-time quadricorrelator can be realized by replacing the differentiators in Fig. 1 
The output of Fig. 1(b) is equivalent to a scaled version of the output in (1). The in-phase version of GFSK signal at IF frequency can be described as (2) where is the nominal IF frequency, is digital GFSK baseband data and is the normalized modulation index, equal to 1 MHz 0.32 for Bluetooth standard. It can be proved that the quadricorrelator output yields the maximum conversion gain at the delay , where corresponds to the period time of IF frequency. Equation (3) shows that the discrete-time quadricorrelator can produce the demodulated signal in Fig. 1(b) with gain , about 0.5 in 2-MHz IF Bluetooth signal
The main challenge of designing the demodulator for Bluetooth standard is to tolerate the frequency offset between transmitter and receiver as well as the frequency drift due to the frequency hopping. Frequency offset and drift are translated to the dc offset and slow ac signal at the output of the demodulator, thereby reducing voltage headroom of the demodulator. 
The output of demodulator consists of the desired signal and an unwanted dc signal equal to . If the threshold voltage of the decision circuit is fixed at 0, the dc component greatly reduces the bit-error rate (BER). To maintain the BER at the condition of frequency offset and drift, a differentiator is required to remove the dc component. However, large frequency offset still desensitizes the demodulation, thereby reducing the conversion gain and hence, obviating this approach in a low-voltage analog GFSK demodulator.
III. PROPOSED GFSK DEMODULATOR
In this work, rather than taking the derivatives of the demodulated GFSK signal, time-domain differentiation scheme is performed to relax the stringent design trade-offs between the voltage headroom and the gain of the demodulation. Fig. 3 shows the building blocks of time-domain differentiator. This architecture consists of limiting amplifiers, low-pass filters, discrete-time quadricorrelators and detection circuits, in which the first two are implemented by multistage amplifiers with servo loop dc-offset cancellation and Sallen-Key filter, respectively. The foregoing analysis is performed under the assumption of sinusoidal input. Therefore, higher-order harmonics, generated by the limiting amplifiers, need to be suppressed to avoid the nonideal effects. The Sallen-Key filter is design with a 4-MHz corner frequency to suppress third-order harmonic distortion while tolerating process variation.
Because the frequency modulation index of GFSK signal for Bluetooth is quite small, the GFSK signal for Bluetooth can be considered as a single-tone signal with little noise. Therefore, the IF signal after limiting amplifiers can be used as the sampling clock. The frequency offset between the transmitter and receiver can be eliminated because the receiver uses the transmitted signal as the sampling clock. This scheme is like a coherent detection, using IF signal to demodulate itself, and guarantees no offset frequency. Fig. 4 illustrates the concept of the time-domain differentiation technique. If the in-phase and quadrature of IF signal after limiting amplifier are exclusive-OR and then delayed by , shown in Fig. 3 , any digital data transition creates the discrepancy between the frequency of sampling clock and two times of frequency of signal itself. To illustrate it in more detail, the delay in Section II is a fixed value, . But, is now generated by the delay version of signal itself so that it becomes . Equation (3) can be rewritten as (5) Equation (5) indicates that the output of demodulator is equal to the difference of digital data at time and . Hence, the delayed version of IF signal can be used to sample the IF signal in the mixed-signal quadrature demodulator, translating the transition of digital baseband data into pulse trains. The dc offset problem arisen from the mismatch between and can be totally resolved. The output of the demodulator is fed into a comparator with hysteresis. The hysteresises of the comparator are chosen to the mid level of positive and negative pulses. The comparator sets/resets the data according to the polarity of the pulses.
Additionally, the delay in Fig. 3 needs not to be precise but can tolerate wide range variation. System simulations show that can be ranged from 500 ns to 700 ns. The wide-range delay variation requires no precise delay-controlled circuit, hence no phase-locked loop (PLL) or delay-locked loop (DLL).
Though the sampling clock is nonperiodic and the output is produced at different rate, the output signal is controlled by the 1-MHz digital baseband signal at the transmitter. Nevertheless, the mixed-signal demodulator might generate imbalanced duty cycle for continuous zero/one transition due to finite sampling rate. For the 4-MHz sampling clock, the worst-case duty cycle becomes about 37.5% and can be adjusted to 50% by digital clock-and-data recovery circuits.
Because the time-domain differentiation architecture uses the delayed clock to extract the transitions of the GFSK signal, the circuit generates no dc (unwanted) signal at the output of analog correlator and is suitable for low-voltage operations.
IV. SYSTEM SIMULATIONS System models are build in Agilent ADS environment to compare the performance with the other architectures in [3] - [7] . Shown in Fig. 5 , the mixed-signal GFSK demodulator shows the performance just 2.5 dB less than the optimal demodulator at BER . This mixed-signal architecture also exhibits much better performance than the conventional frequency discriminator. The system simulation predicts this architecture only requires about 16.5 dB for the demodulator. Therefore, the maximum jitter due to circuit noise or interferences from other channels can be estimated by (6) and [8] (6) where is the rms jitter of sampling clocks. For MHz and signal-to-noise ratio (SNR) dB, the overall jitter tolerance is greater than 5 ns, which should be easily achieved by current CMOS technologies.
Though the differentiation is performed in time domain, the circuit is susceptible to high-frequency noise due to the differentiation operation, particularly, the co-channel interference specified in Bluetooth standards. Fig. 6 shows that BER versus the power level of co-channel interference with respect to the desired signal. With careful design, the mixed-signal GFSK demodulator can meet the requirement in standard.
V. CIRCUIT DESIGN
In order to operate the demodulator in a 2-V power supply, the power-accuracy trade-offs make the design of these circuits challenging.
A. Discrete-Time Delay Cell
Conventional analog delay line requires high-gain op amps, operating in a closed loop configuration. [9] introduced a delayed-sample technique, allowing the sampled analog input to be delayed for any multiples of clock periods. The architecture in [9] indicates that the sampling array grows linearly with the ratio of the delay time to the sampling period. To minimize the delay cell circuits in the demodulator, 4-MHz clock, two times of the IF frequency, is chosen. System simulations indicate that 4-MHz clock is sufficient for Bluetooth application. Shown in Fig. 7 , a single-ended implementation of input stage of the demodulator comprises one track-and-hold array, sampled by the nonoverlapped clock CK and CKB to generate the signal. Even though Fig. 1 requires no track-and-hold circuit at the nondelay signal path, the track-and-hold circuit is required to maintain the delay between two paths at half of the sample period time. This track-and-hold circuit reduces the sensitivity of clock jitter because the analog signal is sampled rather than varied with time. In order to produce 500 ns at the delay path, two track-and-hold arrays are sampled by interleaved clocks to . Shown in Fig. 8 , the four-phase clock generator is implemented as a shifted-register type circuit, where CD resets the clock generator and and CKB are the delay and complementary version of input clocks CK, respectively. The input of the clock generator is driven by the XOR output of the in-phase and quadrature IF signal, whose nominal frequency is 4 MHz. As illustrated in Section III, any frequency offset between the transmitter and receiver can be resolved here because the frequency of the clock generator can be adjusted according to the received signal.
The interleaved track-and-hold array is essentially a low-pass filter, whose time constant is equal to . To avoid the the attenuation of the signal, the hold capacitance,
, is chosen about ten times of . The choice of the ratio of to provides enough bandwidth for a 2-MHz GFSK signal. Fig. 9 , the analog multiplier consists of a pair of adders and a squarer. This architecture allows two pairs of differential signals to operate at the same common-mode voltage, obviating the power-hungry level-shifter in conventional Gilbert cell. Furthermore, generating the analog multiplication in two stages, the multiplier can produce larger gain than the linear analog multiplier [10] . Fig. 9 , the first stage of this analog multiplier generates the difference and sum of the input signals, and , respectively. Using relatively long channel device with heavy source degeneration in the first stage, the circuit produces linear conversion. In the second stage, the differential pair operates as the square-law MOS device. Equation (7) shows the circuit generates the product of the two input signals. The total conversion gain of the analog multiplier is chosen to be about 5 (7)
B. Analog Multiplier
Shown in
C. Delay Circuit for Sampling Clock
The delay version of the sampling clock needs no precise delay time with respect to IF signal. Nevertheless, the variation of the delay can not be large. System simulation indicates that the delay can be around 500-700 ns. To implement such delay line, a current-starving delay is used, shown in Fig. 10 , is chosen to generate process-insensitive delay. A constant current bias, , is generated by a bandgap reference circuit to control the delay of the analog delay line. The simulation also confirms that the delay time can be well controlled within 20% variation across process and temperature fluctuation. 
VI. SIMULATION RESULTS
The GFSK demodulator is designed in a 0.25-m CMOS technology. Shown in Fig. 11 is a layout of the demodulator, whose active The demodulator, including the Sallen-Key filter, dissipates about 3 mA from a 2-V power supply.
Transistor-level simulations have been performed through all process, temperature as well as the power supply variation. Fig. 12 shows that the GFSK demodulator can resolve the digital signal for positive 200-kHz frequency offset between the transmitter and receiver. Simulations also confirm that 500-kHz frequency offset can be tolerated Table I shows the performance summary of the GFSK demodulator. Operating in a 2-V power supply, the demodulator can extract the digital data under the 200-kHz frequency offset and dissipates only 6 mW.
